

ANALYSIS MODULE, INTEGRATED CIRCUIT, SYSTEM AND
METHOD FOR TESTING AN INTEGRATED CIRCUIT

5 **Field of the Invention**

This invention relates to testing and failure analysis of Very Large Semiconductor Integrated circuit (VLSI) devices and particularly but not exclusively to testing
10 of devices using failure analysis tools.

Background of the Invention

15 The testing and failure analysis of integrated semiconductor devices is well known and a number of Failure Analysis (FA) tools have been developed. For example it is known from US patent number 5,760,892 to provide a method of analyzing failure of a semiconductor
20 device using an emission microscope.

It is also known from US patent no. 6,153,891 to provide a method and apparatus providing a circuit edit structure through the backside of an integrated circuit die.

25 It is also known from US5294812 to provide a semiconductor device having an identification region which may be inspected by eye in order to discern information about the device.

- 2 -

Typically, such FA tools are used to measure and evaluate the performance of an integrated circuit are specified by physical signal parameters such as rise time, timing/jitter measurements, spatial visible resolution
5 between diffusion/metals and crosstalk between adjacent phase-shifted signals. These parameters are measured and used to define performance criteria for the integrated circuit.

10 A known problem with such arrangements is that the abovementioned physical parameters are not readily isolated and identified from within the integrated circuitry. Particularly in the field of new and emerging process technologies and materials, calculations and
15 derivations of the performance criteria must be made during the analysis itself, often in an iterative way, leading to a lengthy and complex procedure.

A need therefore exists for an analysis module,
20 integrated circuit, system and method for testing an integrated circuit wherein the abovementioned disadvantage(s) may be alleviated.

25 **Statement of Invention**

In accordance with a first aspect of the present invention there is provided an analysis module as claimed in claim 1.

In accordance with a second aspect of the present invention there is provided an integrated circuit as claimed in claim 2.

- 5 In accordance with a third aspect of the present invention there is provided a system as claimed in claim 3.

10 Preferably the submodule test structure is chosen in dependence upon the analysis tool(s) to be used in subsequent testing.

In accordance with a fourth aspect of the present invention there is provided method for testing integrated
15 circuit functionality as claimed in claim 5.

20 Preferably the submodule test structure(s) includes a calibration structure and/or a probing structure and/or optical alignment means.

The submodule test structure is preferably isolated from the function modules. Preferably the testing includes failure analysis.

- 25 In this way an analysis module, integrated circuit, system and method for testing an integrated circuit is provided in which rapid and inexpensive testing and failure analysis of an integrated circuit are facilitated.

Brief Description of the Drawings

One analysis module, integrated circuit, system and method for testing an integrated circuit incorporating
5 the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

FIG. 1 shows a system for testing an integrated circuit
10 in accordance with the invention;

FIGS. 2, 5, 7, 8, 12, 13 and 14 show block schematic diagrams of different submodule test structures in accordance with different aspects of the present
15 invention;

FIGS. 3 and 4 show topological diagrams of the test structures of FIG. 2;

20 FIG. 6 shows a topological diagram of the structure of FIG. 5;

FIGS. 9, 10 and 11 show topological diagrams of the test structures of FIG. 8; and

25

FIG. 15 shows an illustrative flow diagram of a process of fabricating and testing an IC in accordance with the present invention.

30

Description of Preferred Embodiment(s)

Failure Analysis (FA) instruments used for analysis of an Integrated Circuit (IC) die typically operate by taking
5 measurements relating to the circuitry through the backside of the die. These measurements are then used to Locate the failure by measuring various physical aspects or parameters of the IC.

10 Referring to FIG. 1, there is a system 5 shown for testing an Integrated Circuit (IC) 10 according to the present invention. The system incorporates a number of FA instruments: as a laser voltage probing system 40, a Time Resolved Emission Microscope (TRLEM) 50 and an Infrared
15 Emission Microscope (IREM) 60. The system also incorporates electrical characterization equipment 70.

The IC 10 includes a first semiconductor area comprising function modules 20 and a second semiconductor area
20 comprising an analysis module 30. The analysis module 30 includes four submodules 32, 34 36 and 38 respectively, to be further described below. The function modules 20 are those elements of the IC 10 which perform the normal operating functions of the IC 10.

25

As relatively little semiconductor material is required to implement the analysis module 30, areas of semiconductor material on the die not used for the operation modules 20 are utilised for the analysis module
30 30 and a change in die size is therefore not required in order to implement the present invention. It will be

appreciated that the submodule test structures of the analysis module 30 need not occupy contiguous space on the integrated circuit 5.

5 The design of sub-modules 32, 34, 36 and 38 of the analysis module 30 are chosen according to the FA instruments 40, 50 and 60 and the electrical characterization equipment 70 to be used. In this way the appropriate test structures for the FA instruments
10 40, 50 and 60 respectively and for the electrical characterization equipment 70 are provided by the sub-modules 32, 34, 36 and 38 respectively, and the system performance evaluation and calibration may be readily performed in a manner to be further described below.

15

The laser voltage probing system 40 shown in FIG. 1 exploits InfraRed (IR) laser based techniques to allow signal waveforms and high frequency timing measurements to be derived directly from P-N junctions of a
20 semiconductor structure through the silicon backside substrate in a flip-chip mounted IC packages.

Referring now also to FIG. 2 there is shown a block schematic diagram of a circuit 100 having physical
25 structures depicted in FIG. 3 and FIG. 4. The circuit 100 has a number of submodule structures to be used in conjunction with the laser system 40 in order to derive the following performance evaluation criteria:

30 a) Spatial visible resolution between two adjacent diffusions:

- 7 -

Referring now also to FIG. 3, which shows the physical topology of the circuit 100 of FIG. 2, diffusions are provided at various distances starting from a minimum distance 110 of approximately 0.18um to a maximum
5 distance 120 of 0.72um.

b) Cross talk between adjacent phase shifted signals:
Referring now also to FIG. 4, which shows the physical topology of the circuit 100 of FIG. 2, a leading
10 diffusion 130 is surrounded with 4 diffusions 140 that carry a retarded signal. This structure is duplicated several times with different distances between the active areas, as shown by structures 150, 160 and 170 respectively.

15

Referring now also to FIG. 5 there is shown an inverter chain circuit 200 used to generate the phase shifted signal. Alternatively the phase shifted signal may be provided by using different clock input. Cross talk may
20 be measured in different frequencies and also with an asynchronous signal to create noise.

c) Sensitivity - Minimum measurable gate/diode area and voltages:

25 The diffusions shown in FIG. 3 provide structures of varying geometry and area.

d) Diodes Vs transistors:

Referring now also to FIG. 6, which shows the physical
30 topology of the circuit 200 of FIG. 5, signals are sampled from diodes and from the inverters in the chain.

FIG. 6 depicts structures having transistors of various gate area and loads.

e) P Vs N diodes:

- 5 The diode structure is duplicated as P type for comparison.

The TRLEM (Time Resolved Emission Microscope) 50 shown in FIG. 1 uses sensitive IR detector to acquire faint
10 signals of switching transistors, to provide precise identification of defect location.

Normally biased CMOS logic circuits emit photons only in a short period during switching transients, allowing
15 precise timing of individual transistors.

The emitted light can be detected from the front or back side of an IC die. A high sensitivity detector can determine the exact timing of the photon emission. A detector array can also determine the location.

20

Referring now also to FIG. 8 there are shown a number of submodule structures to be used in conjunction with the TRLEM 50 in order to derive the following performance evaluation criteria:

25

a) Sensitivity - Minimum measurable gate area load and voltages:

Referring now also to FIG. 6, eight transistors of various gate area and loads are shown (transistors 210-
30 280).

b) Spatial visible Resolution between two adjacent transistors:

Transistors are provided at various distances starting from a minimum distance of approximately 0.18um to a
5 maximum distance of approximately 1.44um. (Transistors 210, 220, 230 and 240 of FIG. 6)

c) Cross talk between adjacent transistors carrying phase shifted signals:

10 leading inverter will be enveloped with 4 inverters that carry retarded signal. (Transistors 210, 220, 230 and 240 of FIG. 6) This structure will be present with four different distances between the active area and inverter sizes. (Transistors 250, 260, 270 and 280 of FIG. 6). The
15 retarding signal will be generated from the inverter chain circuit 200 itself.

d) Load impact:

Load is especially influential on TRLEM measurements.
20 Various inverters with various load capacitance will allow parametric analysis of load impact, as shown in FIG. 7.

e) P vs. N emissions:

25 These signals will be sampled (if resolution permits) from complementary transistors.

f) Measurements on NAND and NOR structures.

30 The IREM 60 shown in FIG. 1 utilises a cryogenically cooled HgCdTe (MCT) imaging focal plane array that have

- 10 -

spectral response of 0.8-2.5 μm . Several experiments show that photo-emission from a transistor in various emission states (forward bias, saturation, latch-up or gate oxide breakdown) extend beyond the 1.1 μm into the near-IR.

5 The IREM 60 is capable of detecting these emissions.

Referring now also to FIG. 8, there are shown a number of submodule structures to be used in conjunction with the IREM 60 in order to derive the following performance
10 evaluation criteria:

a) Sensitivity, the minimum measurable emission Vs gate area:

Referring now also to FIG. 9, transistors of various gate
15 width are provided, in order that a minimum detectable emission area may be evaluated.

b) Resolving power between two adjacent emission spots: a set of identical transistors are placed at incremental
20 distances.

c) Geometry and other physical parameters relation to emission:

Referring now also to FIG. 10, transistors with various
25 width and lengths are provided.

d) Current and voltage dependence:

the gate and source of each transistor may be controlled independently of the gate level, as shown in FIG. 8.

- 11 -

e) Substrate current - substrate will be connected to separate supplies, as shown in FIG. 8.

Referring now also to FIG. 11 there is shown a series of
5 test structures forming an imaging block. The purpose of these structures is to evaluate the imaging capabilities for the different layers, from the backside, of the different FA tools. The imaging capabilities will be examined in x- and y-axes with lines spaced at various
10 distances. It is also possible to examine the best fiducial characteristics for Computer Aided Design (CAD) navigation alignment with the various tools.

The submodule 38 of FIG.1 is used in conjunction with the
15 electrical characterization equipment 70 in order to characterize the AC parameters of the process.

As performance increases, and the performance margin of devices becomes critical, the electrical structures for
20 AC characterization of process parameters serve as an indication and calibration point for other functional speed paths in the device. Comparison between the circuit simulation and the electrical structures performance provide the means to simulate functional speed paths with
25 greater accuracy, and to investigate the degradation in AC performance of a device.

The structures for electrical characterization may include single components such as inverter, a latch, a
30 Flip-Flop, or a Random Access Memory (RAM) bit cell. They may also include dedicated circuits such as a Ring

- 12 -

oscillator or a part of functional speed path. Referring now to FIG. 12 there is shown a single latch. Referring now to FIG. 13 there is shown a ring oscillator comprising a number of latches as depicted in FIG. 12.

5 Referring now to FIG. 14 there is shown a ring oscillator comprising a number of inverters.

Referring now also to FIG. 15 there is shown an illustrative flow diagram of a process of fabricating and
10 testing an IC such as the IC 10 of FIG. 1 in accordance with the present invention.

The process starts at block 700, and the first step (block 710) is to select the FA tool or tools which will
15 be used to perform the testing and failure analysis. Then the submodule test structures appropriate for the selected FA tool(s) are selected (block 720). This may be performed, for example, by a library of submodule structures which are indexed according to FA tools.

20

The IC function modules are then mapped out on an IC design template (block 730) and unused areas of semiconductor material are identified. The analysis module, comprising the submodule test structures, is then
25 mapped out on the IC design template (block 740), in these unused areas. The IC is then fabricated (block 750).

The testing and failure analysis of the IC is performed
30 in two stages. In a first stage (block 760) the submodule test structures are analysed, in order to derive

performance parameters. These are then used in a second stage (block 770) to test the function modules of the IC. This then ends the process (block 780).

It will be appreciated that various general layout
5 considerations will be taken into account when designing and fabricating the IC.

The analysis module can be operated using as few as 3 bumps that will be dedicated for the special test
10 structures: Designated Vcc (fa_vcc), and GND (fa_gnd), that would enable an independent supply source to the test structures, and an input signal. These bumps will be biased or toggled accordingly.

15 Furthermore the substrates of some of the test structures will be connected to the chip default GND (fa_chip_gnd) and VCC (chip_vcc) in order to allow substrate current monitoring. The GND will be connected by default. However the connection of chip Vcc is selectively performed by
20 Focus Ion Beam (FIB) modification from the front side of the die.

All of the submodule test structure functionality may be initiated by last metal connections or cuts (i.e. front
25 side FIB modifications or with fuses).

By default the ring oscillator is disabled and the IREM cells (FIGS. 8-10) are disabled when the TRLEM cells are tested and vice versa. This conditioning is done by
30 gating fa_gnd and fa_in, when fa_gnd=1 IREM1 cells are disabled and when fa_gnd=0 TRLEM cells are disabled.

Last metal modifications will be carried out either by disconnecting a supply to a certain line or by connection between two adjacent metal 5 lines. It is necessary to
5 keep a minimum distance between two lines with the intention of future connection. Lines that are intended to be disconnected should be as narrow as possible.

As described above, the submodule test structures may
10 include probing arrangements (such as the TRLEM probe chain) and optical alignment arrangements used for checking system integrity and for CAD alignment.

Also by default the drain, source and gate electrodes of
15 all submodule test structure transistors will be connected to ground. With FIB all Vcc's and GND's will be connected to the designated supplies and each of the transistors gated could be separately connected to the fa_in signal. The substrates of the P or N transistors
20 will be connected to the regular Vcc or GND respectively.

It will be understood that the analysis module, integrated circuit, system and method for testing an integrated circuit described above provides the following
25 advantages:

With the complexity of design (over 50Mtransistors) and manufacturing process (<0.13um, >5 metal layers and above all flip-chip) failure analysis is a critical step in the process development. With the present invention it is
30 possible to readily isolate desired parameters for calibration and testing. In this way the boundaries of

the specific process under examination may be determined at an early stage in the FA procedure, resulting in a significant time reduction without increasing the die size and without incurring any significant further cost.

5

It will be appreciated by a person skilled in the art that alternate embodiments to that described above are possible. For example, the present innovation is not limited to VLSI designs and may be incorporated into any
10 new process design.

Furthermore the FA tools used for testing, and the number of FA tools used for any one IC may differ from those described above. Similarly the arrangements and number of
15 associated submodule test structures may differ from those described above.